עדיין מחפשים עבודה במנועי חיפוש? הגיע הזמן להשתדרג!
במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.
מעל 80,000 משרות • 4,000 חדשות ביום
חינם. בלי פרסומות. בלי אותיות קטנות.
We seek a seasoned and passionate VLSI Backend Senior Engineer!
Role and Responsibilities
You will join the BE team, focusing on Full-Chip floor-planning, timing closure, and integration, while collaborating closely with frontend design, architecture, physical design, and analog teams. The role also involves supporting design teams across various methodologies and contributing to project execution efforts.
Key Responsibilities
- Lead Full Chip Layout: Oversee layout activities and methodologies for a new SoC from definition to Tape Out.
- Floor Planning: Execute floor planning from top to bottom and bottom up at FC, subsystem, and block levels.
- Chip Architecture Involvement: Collaborate closely with packaging, design, and architecture teams, exploring different floorplan structures to optimize area and ease of convergence.
- Timing Convergence: Drive sign-off timing convergence for high-performance designs at both Full-chip and building block levels.
- STA Methodology: Define the overall STA methodology, infrastructure, and sign-off convergence flows, working closely with block owners to achieve timing convergence.
- EDA Vendor Collaboration: Work closely with EDA vendors to develop and qualify the latest tool features.
Qualifications
- Education: BSc or MSc in Electrical Engineering or Computer Engineering.
- Experience: Over 8 years of experience in full chip design.
- Leadership: Proven experience in leading full-chip level design and successfully taping out multiple intricate SoCs.
- Technical Skills:
- Proficient in floor planning, integration, signoff methodologies, and tools for hierarchical designs.
- Skilled in SoC design practices, including handling multiple voltage and clock domains, and integrating mixed-signal IPs and I/O.
- Expert knowledge of the backend design flow from RTL to TO.
- Proficient with STA tools like PrimeTime or Tempus.
- Experienced with IR drop analysis tools like Ansys Redhawk or Voltus.
- Expertise in Physical Verification (DRC/LVS).
- Personal Attributes: Strong independent worker, quick learner, hard-working, and results-oriented.
- Interpersonal Skills: Excellent social skills and ability to work collaboratively with other teams.
במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.
מעל 80,000 משרות • 4,000 חדשות ביום
חינם. בלי פרסומות. בלי אותיות קטנות.
משרות נוספות מומלצות עבורך
-
Chip Design Engineer, Nitro Team
-
תל אביב - יפו
Amazon Web Services (AWS)
-
-
IC Design & Verification Engineer
-
תל אביב - יפו
HighTech Company
-
-
Chip Design Engineer
-
הרצליה
Nuvoton Technology Israel Ltd
-
-
VLSI Designer
-
גבעתיים
Hiway
-
-
Staff Engineer Digital Design (f/m/div)
-
נתניה
Infineon Technologies
-
-
CPU Circuit Design Engineer
-
פתח תקווה
Intel
-
ערב
תל אביב - יפו