עדיין מחפשים עבודה במנועי חיפוש? הגיע הזמן להשתדרג!
במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.
מעל 80,000 משרות • 4,000 חדשות ביום
חינם. בלי פרסומות. בלי אותיות קטנות.
Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Tel Aviv, Israel; Haifa, Israel.
Minimum qualifications:
Bachelor's degree in a technical field, or equivalent practical experience.
8 years of experience as a technical program manager or engineering lead.
Experience driving or supporting unified design/verification methodologies (e.g., standardized UVM frameworks, unified linting/CDC rules, automated regression tracking).
Experience with the front-to-back silicon design lifecycle (e.g., RTL design, verification, synthesis, STA, place and route, tape-out).
Experience with cloud platforms optimized for High-Performance Computing (HPC), grid computing (e.g., LSF, Slurm), and massive storage architectures.
Experience managing infrastructure and centralized configuration profiles for EDA tool suites.
Preferred qualifications:
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
Experience managing complex vendor relationships (EDA vendors, cloud providers) and forecasting infrastructure compute budgets.
Familiarity with modern infrastructure-as-code (IaC) and automation tools (e.g., Terraform, Ansible, Jenkins, Gitlab CI) adapted for hardware workflows.
Proficiency in managing infrastructure and CAD roadmaps using Agile, Scrum, or Kanban frameworks tailored for hardware timelines.
Exceptional ability to translate complex technical infrastructure and methodology needs into clear business/program outcomes for executives and vice versa.
About the job
As a Technical Program Manager for Chip DevOps, you will orchestrate the delivery of the foundational engineering environment and drive the execution of a unified silicon design methodology across our engineering organization. You will own the lifecycle of programs that scale our Electronic Design Automation (EDA) toolchains, optimize massive cloud compute grids, and establish standardized, automated workflows.
This is a highly cross-functional role requiring a unique blend of modern cloud infrastructure expertise, semiconductor workflow awareness, and agile program management. You will partner closely with Design, Verification, CAD, and Infrastructure teams to eliminate fragmented workflows, implement standardized methodologies, and ensure a seamless, high-performance environment to build next-generation chips.
Google Cloud accelerates every organization’s ability to digitally transform its business and industry. We deliver enterprise-grade solutions that leverage Google’s cutting-edge technology, and tools that help developers build more sustainably. Customers in more than 200 countries and territories turn to Google Cloud as their trusted partner to enable growth and solve their most critical business problems.
Responsibilities
Manage programs the definition, standardization, and company-wide adoption of a unified design and verification methodology. Drive alignment on consistent coding standards, automated checks, PDK management, and IP reuse protocols.
Define, manage, and deliver complex infrastructure and CAD roadmaps, ensuring projects are completed on time, within budget, and with minimal disruption to design timelines.
Manage programs the deployment, licensing, and scaling of EDA tools (e.g., Synopsys, Cadence, Siemens) across hybrid or fully cloud-based environments, ensuring tool flows strictly adhere to the unified methodology.
Lead initiatives to optimize compute infrastructure (high-performance computing clusters, storage, and cloud instances) to handle massive simulation, synthesis, and physical design workloads.
Drive the strategy and implementation of automated workflows, continuous integration, and continuous verification (CI/CD) pipelines.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.
מעל 80,000 משרות • 4,000 חדשות ביום
חינם. בלי פרסומות. בלי אותיות קטנות.
שאלות ותשובות עבור משרת Senior Technical Program Manager, Chip DevOps and Methodology
בתפקיד זה בגוגל, מנהל תוכנית טכנית בכיר, שבבי DevOps ומתודולוגיה, אחראי על תזמור סביבת ההנדסה הבסיסית והנעת יישום מתודולוגיית תכנון שבבים אחידה בכל הארגון. התפקיד כולל ניהול מחזור החיים של תוכניות המרחיבות את שרשראות הכלים של אוטומציית תכנון אלקטרוני (EDA), אופטימיזציה של רשתות מחשוב ענן מסיביות, וביסוס תהליכי עבודה סטנדרטיים ואוטומטיים לפיתוח שבבים מהדור הבא.
משרות נוספות מומלצות עבורך
-
Senior Technical Program Manager
-
תל אביב - יפו
Infotree Global Solutions
-
-
Senior Technical Program -Cyber
-
עכו
Galil Software Ltd.
-
-
Senior Technical Program Manager
-
יקנעם עילית
NVIDIA AI
-
-
Senior Technical Program Manager
-
תל אביב - יפו
Fundamental
-
-
Sr Technical Program Manager
-
מיקום לא צוין
F5
-
-
Senior Software Technical Program Manager
-
יקנעם עילית
NVIDIA
-