עדיין מחפשים עבודה במנועי חיפוש? הגיע הזמן להשתדרג!
במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.
מעל 90,000 משרות • אלפי משרות חדשות בכל יום
חינם. בלי פרסומות. בלי אותיות קטנות.
DOCX, DOC, PDF - בעברית או באנגלית
כבר העליתם קו"ח בעבר? כניסה
מלאה
22,000-32,000 ₪
Key job responsibilities
* Daily involvement in all aspects of physical design chip development (RTL2GDS), including floorplanning, synthesis, clock tree synthesis, place and route, static timing analysis, power and noise analysis, physical verification testing, and equivalence checks.
* Being actively engaged in design-backend convergence aspects and defining timing constraints.
* Taking full end-to-end responsibility for the physical design of macros and clusters level, according to specifications, under challenging constraints, with focus on optimizing power, area, and performance.
* Participation in the development of design flows, using a variety of EDA tools and vendors such as Synopsis and Cadence.
* Engaged in defining implementation and signoff methodologies.
* Daily involvement in all aspects of physical design chip development (RTL2GDS), including floorplanning, synthesis, clock tree synthesis, place and route, static timing analysis, power and noise analysis, physical verification testing, and equivalence checks.
* Being actively engaged in design-backend convergence aspects and defining timing constraints.
* Taking full end-to-end responsibility for the physical design of macros and clusters level, according to specifications, under challenging constraints, with focus on optimizing power, area, and performance.
* Participation in the development of design flows, using a variety of EDA tools and vendors such as Synopsis and Cadence.
* Engaged in defining implementation and signoff methodologies.
Requirements:
Basic Qualifications
- Understanding the entire physical design flow (RTL to GDS).
- Deep understanding of sign-off activities (timing and physical verification).
- Experience in advanced nodes technologies and Implementation tools.
- Process and technology oriented.
- Leadership and mentoring skills.
Preferred Qualifications
- Full-chip experience (floor plan, layout, timing).
- Previous experience in high-speed designs, multi-voltage (low power) designs.
Basic Qualifications
- Understanding the entire physical design flow (RTL to GDS).
- Deep understanding of sign-off activities (timing and physical verification).
- Experience in advanced nodes technologies and Implementation tools.
- Process and technology oriented.
- Leadership and mentoring skills.
Preferred Qualifications
- Full-chip experience (floor plan, layout, timing).
- Previous experience in high-speed designs, multi-voltage (low power) designs.
This position is open to all candidates.
במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.
מעל 90,000 משרות • אלפי משרות חדשות בכל יום
חינם. בלי פרסומות. בלי אותיות קטנות.
DOCX, DOC, PDF - בעברית או באנגלית
כבר העליתם קו"ח בעבר? כניסה
משרות נוספות מומלצות עבורך
-
Senior Silicon Physical Design Engineer
-
חיפה
גוגל ישראל
-
-
Physical Designer Engineer, Cloud
-
חיפה
גוגל ישראל
-
-
Full Chip CAD Physical Design Engineer
-
חיפה
גוגל ישראל
-
-
Physical Verification Engineer
-
תל אביב - יפו
NVIDIA
-
-
Senior Physical Verification Engineer
-
תל אביב - יפו
NVIDIA
-
-
Senior Physical Verification Engineer
-
תל אביב - יפו
NVIDIA
-
