עדיין מחפשים עבודה במנועי חיפוש? הגיע הזמן להשתדרג!

במקום לעבור לבד על אלפי מודעות, Jobify מנתחת את קורות החיים שלך ומציגה לך רק משרות שבאמת מתאימות לך.

מעל 80,000 משרות • 4,000 חדשות ביום
חינם. בלי פרסומות. בלי אותיות קטנות.

חברה בתחום מחשבים ורשתות

תל אביב - יפו

חברה בתחום מחשבים ורשתות

תל אביב - יפו
מלאה

We are looking for talented and experienced Chip Design Verification Engineers to join our Networking R&D team, developing the industry's most complex communication devices, delivering the highest throughput at lowest power and lowest latency.
Responsibilities:
Definition, architecture, and development of IP-based block-level verification environments in SystemVerilog, integrated and reused in full-chip environments.
Building reference models, verification and simulation of SOC modules according to specifications, including performance calculations.
Working in a combined design and verification team which develops the SOC silicon core units.
Working closely with multiple teams within the organization, such as Architecture, Software, and Hardware.

Requirements:
Required Qualifications:
BSc/MSc in Electrical Engineering or Computer Engineering.
At least 3 years experience in functional verification. Preferably with SystemVerilog/VMM/UVM.
Strong debugging, problem solving and analytical skills.
Team player and fast learner
Advantage for experience with design, synthesis and post-silicon validation flows.

This position is open to all candidates.