Staff/ Principal Physical Design CAD Engineer New

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.Role OverviewAstera Labs is establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, We are looking for a Physical Design CAD Engineer with at least 3 years of hands-on experience in digital implementation flows. The ideal candidate is highly technical, curious, and eager to drive innovation by combining strong physical design knowledge with modern automation and GenAI-based methodologies.This is a unique opportunity to take on meaningful technical ownership in a new site, implementing the parasitic extraction (PEX) methodologies and flows for chips that power the world's largest AI clusters. As a foundational member of the team, you will be responsible for the accuracy and efficiency of our extraction environment, ensuring that our high-speed designs are modeled with the highest precision from RTL to GDSII.Key ResponsibilitiesThe Engineer will develop, maintain, and improve CAD flows and methodologies for physical design teams, supporting advanced implementation stages from synthesis through place and route, timing closure, power optimization, and signoff readiness.Key responsibilities include:Develop and support physical design CAD flows using industry-standard EDA toolsBuild automation infrastructure for implementation, analysis, reporting, and debugSupport design teams in areas such as synthesis, floorplanning, placement, CTS, routing, timing, power, and physical verificationCreate scripts and utilities to improve productivity, quality of results, and flow robustnessSupport and enhance flows based on Synopsys Fusion CompilerExplore and integrate GenAI solutions to accelerate debug, automate repetitive tasks, improve reporting, and enhance engineering productivityAnalyze tool results, logs, QoR metrics, timing reports, congestion, utilization, power, and design-rule issuesBasic QualificationsAt least 3 years of experience in Physical Design, CAD, or implementation methodologyStrong understanding of digital physical design concepts, including synthesis, placement, CTS, routing, timing closure, and physical verificationHands-on experience with Synopsys Fusion CompilerExperience with scripting languages such as Tcl, PythonAbility to develop automation around EDA tools and large-scale design flowsGood understanding of timing, power, congestion, floorplanning, and QoR analysisStrong debugging and problem-solving skillsAbility to work closely with multiple engineering teams and support complex design environmentsHigh motivation to learn and apply GenAI technologies in semiconductor design flows.Preferred ExperienceExperience with additional tools such as PrimeTime, StarRC, ICC2, Innovus, Voltus, RedHawk, Calibre, or similarKnowledge of STA, low-power design, UPF, EM/IR, extraction, or signoff flowsExperience building dashboards, regression systems, flow checkers, or automated report analyzersFamiliarity with LLMs, prompt engineering, AI agents, or GenAI-based coding/debug toolsExperience with Git, CI/CD, databases, or cloud-based compute environmentsWe know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.