Broadcom
- תל אביב - יפו
Please Note:
- If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
- If you already have a Candidate Account, please Sign-In before you apply.
Broadcom is looking for talented and experienced Chip Design Verification Engineers to join our Networking R&D team, developing the industry's most complex communication devices, delivering the highest throughput at lowest power and lowest latency.
Responsibilities:
- Definition, architecture, and development of IP-based block-level verification environments in SystemVerilog, integrated and reused in full-chip environments.
- Building reference models, verification and simulation of SOC modules according to specifications, including performance calculations.
- Working in a combined design and verification team which develops the SOC silicon core units.
- Working closely with multiple teams within the organization, such as Architecture, Software, and Hardware.
- BSc/MSc in Electrical Engineering or Computer Engineering.
- At least 3 years experience in functional verification. Preferably with SystemVerilog/VMM/UVM.
- Strong debugging, problem solving and analytical skills.
- Team player and fast learner
- Advantage for experience with design, synthesis and post-silicon validation flows.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
משרות נוספות מומלצות עבורך
-
Experienced Verification Engineer
-
תל אביב - יפו
Intel Corporation
-
-
Junior Networking Design Verification Engineer, University Graduate, 2025 Start
-
תל אביב - יפו
Google
-
-
Verification Engineer
-
תל אביב - יפו
Amazon Web Services (AWS)
-
-
Emulation Verification Engineer
-
תל אביב - יפו
Apple
-
-
Verification Engineer
-
תל אביב - יפו
Annapurna Labs Ltd.
-
-
Verification Engineer
-
תל אביב - יפו
Quantum Machines
-
רוצה לראות עוד משרות מתאימות? Jobify מנתחת את הניסיון התעסוקתי שלך ומציגה לך משרות עדכניות - בחינם!