Package Substrate Layout Engineer

The Signal-Integrity & Packaging (SIP) team manages the external electrical interfaces of Annapurna Lab's chip devices, focusing on signal integrity, power integrity, and electrical usage.
The team collaborates with the BackEnd team to integrate interfaces into the die, designs package layouts for BGA substrates, and conducts signal and power integrity simulations. The team partners with the system team to develop optimal pin-out and PCB breakout schemes, performs electrical characterization of interfaces, and develops software tools for debug and diagnostics.

As a SIP team member, the scope of your work will be focused on Package substrate layout, with a blend of Signal & Power integrity extractions and simulations, as well as also influencing the DIE I/O structures.

Key job responsibilities:
Design and Layout of large and complex package substrates.
Understanding package substrate technologies and layout design rules.
Proficiency in Signal and Power Integrity considerations.
Layou

דרישות:

Basic Qualifications:
- BSc in Electrical Engineering, fresh graduate to 2 years work experience.
- General background in modern digital interfaces (e.g. PCI, DRAM).

Preferred Qualifications:
- Bachelor's degree in computer science or equivalent.
- Background in PCB layout, even as hobbyist.
- Attention to small details, striving for accurate and high-quality deliverables. המשרה מיועדת לנשים ולגברים כאחד.